Abstract-Cathode strip chambers (CSCs) are used to detect muons in the end cap region of the CMS detector. The chambers are arranged in rings in four planes on each end of the detector. The inner rings of CSCs in each station have the highest flux of particles and this presents challenges to efficient readout at the luminosity, latency, and trigger rate foreseen at the high luminosity LHC (HL-LHC).
I. OVERVIEW C ATHODE strip chambers [1] are part of the muon detection system in the endcap regions of the CMS detector, shown in green in Fig. 1 . The inner rings of CSCs (circled in red) have the highest particle flux, presenting significant challenges to efficient readout at the increased luminosity, trigger rate and latency expected at the HL-LHC. The instantaneous luminosity of the HL-LHC is projected to reach 0.75x10 35 s −1 cm −2 , whereas the current maximum is 0.15x10 35 s −1 cm −2 . Further, the Level 1 Trigger rate (L1A) and latency will be increased from about 100 kHz to 750 kHz and from 3.4μs to 12.5μs, respectively [2] . These are expected to lead to data loss from CSC electronics in the following three ways: Several boards must be upgraded to maintain the high efficiency of CMS and avoid data loss in the CSC system [3] . The CSC system layout from chamber to DAQ output is shown in Fig. 2. II. CFEB EVENT LOSS Data-loss estimates have been made for HL-LHC conditions using a queuing + Poissonian loss model [4] . Application of this model to the inner rings of CSCs show event loss at a rate of more than 10% at the expected 750 kHz L1A rate, shown in Fig 3. This unacceptable data loss, caused by the present limited analog buffer storage, motivates the introduction of lossless digital cathode front end boards (DCFEBs). 
B. Trigger Readout
Current trigger readout from the CFEBs is done through copper cables which output to a trigger motherboard. The optically-connected DCFEBs require optical trigger motherboards (OTMBs), similar to those currently used in ME1/1.
III. ALCT DATA LOSS
The increased 12.5μs HL-LHC L1A latency will overflow the pipelines of the current Virtex E FPGA, leading to event loss. New modified mezzanine boards will be designed and fitted on the ALCTs, using a Spartan 6 FPGA and a higher bandwidth optical link to ensure lossless output.
IV. DATA READOUT Current DAQ motherboards (DMBs) are read out via a 1.6 Gbps link. While sufficient for LHC Runs 1 and 2, data readout rates exceeding 10 Gbps are expected in HL-LHC conditions, as shown in Table I . New optical DMBs (ODMBs) will be designed with higher bandwidth optical links to the FED system, which is the interface between the CSCs and the central DAQ of CMS. Links capable of up to 20 Gbps will be developed to handle the increased data rate for all MEx/1 (x=1,2,3,4) chambers, providing an acceptable safety margin. FEDs will be replaced throughout with a new system that can receive the higher input rates. Studies are ongoing to further understand the effect of increased luminosity and more stringent trigger requirements on CSC chambers and electronics, and to ensure efficient operation of the CSCs for decades to come. One such study uses a muon beam and the CERN GIF++ 14TBq Cs-137 source to simulate the harsher background conditions expected at the HL-LHC. This is important to understand, as more background hits in the chambers pose problems for triggering and reconstructing muons. Fig. 6 shows an event from this study in one CSC chamber. The three views show the anode hits, the cathode information for triggering, and the precision cathode pulse-heights, on each channel in the chamber. The muon can be see as the blue line in the bottom left, and the Cs-137 decay photons are the scattered hits in the top two views. The gray region in the bottom view was not read out. Possible aging effects on the CSC chambers and electronics from these high background conditions are also being studied.
